

DLTS with Boonton 7200

Deep Level Transient Spectroscopy



Wolfgang Damm Product Management Director - WTG

> Guest: Daniel Johnstone President & Owner – Semetrol



7200 DLTS Users & Applications

Semiconductors

Material Research

Transistors

 Diodes **Photovoltaic**

• ICs

Nanotechnology • LEDs

LCDs

Optical Devices

Aerospace R&D Fiber Components Medical R&D

Thyristors

 Very high voltage devices Military R&D


Very high temperature devices

Automotive R&D

Webinar Overview

- Let's Build a Diode
- Doping
- Semiconductors Characteristics
- DLTS Measurements
- DLTS Measurement System
- Transient Data Analysis Software

Let's Build a Diode




Periodic System of Elements (PSE)

	1 1A	2 2A	3 3B	4 4B	5 5B	6 6B	7 7B	8 8B	9 8B	10 8B	11 1B	12 2B	13 3A	14 4A	15 5A	16 6A	17 7A	18 8A
1	1 H 1.008																	2 He 4.003
	3	4			nonm	etal							5	6	7	8	9	10
2	Li	Be			metal								В	С	N.	0	F	Ne
	6.941	9.012				ion me	etal						10.81	12.01	14.01	16.00		20.18
_	11	12			metall	old							13	14	15	16	17	18
3	Na	Mg											Al	Si	P	S	CI	Ar
	22.99 19	24.30	21	22	23	24	25	26	27	28	29	30	26.98 31	28.09 32	30.97 33	32.07 34	35.45 35	39.95 36
4	K	Ca	Sc	Ti	V V	Cr	Mn	Fe	Co	Ni Ni	Cu	Zn	Ga	Ge	As	Se	Br	Kr
4	39.1	40.08			50.94		54.94						69.72	73.61	74.92	78.96	79.90	83.8
	37	38	39	40	41	42	43	44	45	46	47	48	49	50	51	52	53	54
5	Rb	Sr	Ϋ́	Ζr	Nb	Mo	Tc	Ru	Rh	Pd	Ag	Cd	ln	Sn	Sb	Te	ĭ	Xe
-	85.47	87.62	-	91.22		95.94	99	101.1	102.9			112.4	114.8		121.8	127.6	126.9	131.3
	55	56	57	72	73	74	75	76	77	78	79	80	81	82	83	84	85	86
6	Cs	Ba	La	Hf	Ta	w	Re	Os	lr	Pt	Au	Hg	TI	Pb	Bi	Po	At	Rn
	132.9							190.2	192.2	195.1	197.0		204.4	207.2	209.0	209	210	222
	87	88	89	104	105	106	107	108	109	110	111	112						
-7	Fr	Ra	Ac	Rf	Db	Sg	Bh	Hs	Mt									
	223	226	227	261	262	263	262	265	266		0.5		0.7			70		ı
				58	59	60	61	62	63	64	65	66	67	68	69	70	71	
			6	Ce	Pr	Nd	Pm	Sm	Eu	Gd	Tb	Dy	Ho 4.65	Er	Im	Yb	Lu 475.0	
				140 90	141 91	144 92	145 93	150 94	152.0 95	157 96	159 97	163 98	165 99	167 100	169 101	173.0	175.0	
			7	Th	Pa	U	Np	Pu	Am	Cu	Bk	Cf	Es	Fm	Md	102 No	103 Lr	
			- '	232	231.0	238.0	237	244	243	247	247	251	252	257	258	259	262	
				202	201.0	250.0	201	244	240	241	241	201	202	201	230	200	202	I


Silicon Crystal

Silicon Atom

Atomic Number 14



Silicon has 14 electrons, 4 of which are at the valence shell



Silicon Crystal Lattice


Doping

- Doping (semiconductors): Adding alien elements with a different amount of valence electrons into a crystal lattice that have 4 valence electrons
- Dope-elements with 5 valence electrons
 - One electron too much
 - little energy required to bring it into the conduction band
- Dope-elements with 3 valence electrons
 - one missing electron
 - material pulls electrons off the conductance band, and with that moves positive charge holes.


Antimony Doping

Antimony Atom

Atomic Number 51 Sb $_{2,8,18,18,5}$



Antimony has 51 electrons, 5 of which are at the valence shell




N-type Semiconductor

Boron Doping

Boron Atom

Atomic Number 5 B _{2,3}



Boron has 5 electrons, 3 of which are in the valence shell valence shell
shared electrons


Si
B
Si
impurity atom (acceptor)

P-type Semiconductor

more on Boron

Let's build a diode - Done.

 Combination of P-doped and N-doped material on a substrate works as a diode.



- A transistor is build by combining NPN doped or PNP doped elements.
- IC's are build by combining many transistors.

DLTS Measurements


Semiconductors

Semiconductor Characteristics


- Solid material
- Virtually no conductance at very low temperatures
- Conductance increases (often very quicky) with higher temperature
- As higher the temperature as better the conductance
- At normal temperature (20° C) conductance can range from complete isolation to ranges comparable to metallic conductors.
- Mostly Germanium and Silicon based*.

^{*} Both elements are in PSEs 4rth main group (they have 4 electrons at their valence shell).


Resistivity ρ (Rho)



Valence Band / Conduction Band



- Valence electrons are bound to atoms
- Conduction electrons can move freely within the atomic lattice of the material



4

Bandgap Examples


Material	Symbol	Band gap (eV) @ 302K	used with technology				
Silicon	Si	1.11	ICs, transistors, diodes				
Germanium	Ge	0.67	Transistors, fiber optics, solar cells, IR optics, nanowires				
Gallium(III) arsenide	GaAs	1.43	Microwave IC, Laser diodes, solar cells				
Gallium antimonide	GaSb	0.7	IR Led, IR Laser, transistors, thermovoltaic systems				
Zinc oxide	ZnO	3.37	LCDs, Transistors, LEDs				
Lead (II) sulfide	PbS	0.37	IR receivers				
Lead (II) selenide	PbSe	0.27	IR receivers, nanocrystal solar cells				
Indium (III) nitride	InN	0.7	Solar cells, high speed electronics				
Silicon Carbide	SiC	2.86	High temperature/ voltage semiconductor electronics, LED				




DLTS Measurements

How does DLTS work?


PN Semiconductor – Carrier Zones I




PN Semiconductor – Carrier Zones II




PN Semiconductor – Carrier Zones




Forward Bias Voltage Applied




Reverse Bias Voltage Applied




Diode Characteristics Curve



Pulsed Bias Voltage



Correlation: Capacitance - Depletion Zone




DLTS Measurements with 7200






7200 & DLTS




7200 Block Diagram




The measurement of parallel capacitance and conductance is achieved by using phase sensitive detectors.

Each Sensor extracts from the measurement signal the magnitude of the in-phase and quadrature components relative to the 1 MHz test level oscillator.


Capacitance Analog Output I




Capacitance Analog Output II




Capacitance Transient vs. Temperature



Arrhenius plots



DLTS with 7200



Arrhenius plots are "fingerprints" of semiconductors



They provide indications about:

- Doping quality amount (relative to base crystal)
- Expected performance of semiconductor



DLTS Part 2 Semetrol DLTS Measurement Station

Deep Level Effects

Detectors switching speed, dark current, resistivity

- LED
 reduced efficiency, long term degradation
- LD
 reduced efficiency and high threshold current for lasing, long term degradation
- FETs
 compensation, scattering, parasitic gating, defect
 mediated tunneling leakage currents

Deep Level Transient Spectroscopy

- Collapse depletion region of p-n or Schottky diode to fill traps
- Apply reverse bias
- Measure capacitance decay
- Determine energy and capture cross section from temperature dependence of emission rate trap concentration from capacitance transient amplitude.

Digital DLTS


Collect full transient at temperature steps

- Rate window analysis
- Alternatively –fit for multi-exponential
 components extracts signature of overlapping
 traps
- Other methods boxcar integrator, correlator, lock-in amplifier.
 - May not get the whole picture

Double Pulse DLTS

Uses difference in signal resulting from incremental steps in either filling pulse voltage or measurement voltage

- Deep level profiling e.g. defects
 diffusing from substrate, surface
 effects, dopant related traps.
- Poole-Frenkel Effect
 Reduction in emission energy at increased electric field. Can be used to determine charge state, donor or acceptor nature.




Optical DLTS

Optical filling pulse and/or illumination during emission.


Used for material with low carrier concentration.

DLTS Measurement Concept - I


Steady State Conditions



DLTS Measurement Concept - II



DLTS Measurement Concept - III



DLTS Equipment

Fast capacitance meter

- Conversion time less than 50 microseconds, low noise.
- Analog output.

Cryostat

- Sample stage with temperature sensor
- Probes or connections for packaged devices
- Heaters, temperature sensor, mass configuration for fast stabilization, e.g. <1 min. for temperature increase of 5K.

Temperature controller

- GPIB control

Vacuum pump

- <10 microns (10 mTorr)</p>
- Vacuum gauge on cryostat avoids excessive pump down time.



Combined DLTS, Current-Voltage-Temperature, Thermal Admittance Spectroscopy system. Cryostat covers temperature range of 20-700K.

DLTS Data Acquisition & Analysis Process

Measure CV profile, IV relationship.

CV profile provides the correspondence between applied voltage and resulting depletion. Shows where there may be features of interest, such as quantum well or heterointerface.

IV is used to determine overall quality of the diode, and limits where leakage current may interfere with emission process.

DLTS data acquisition.

Adjust measurement conditions for optimum signal at room temperature or where a peak is expected.

Set the temperature range, steps, stabilization conditions.

Collect the data.

DLTS data analysis.

Plot the deep level spectrum.

Determine trap signatures from ratewindow analysis.

Check against simulation.

Determine trap signatures from a fit of the transients.


CV Profile for DLTS Setup

CV profile is used to determine accessible regions for filling pulse and measurement voltages.

Analysis of the CV profile is performed for the impurity profile and built in potential.

Plots of C(V) and V(W) are also provided. Useful for setting the bias in DLTS.

The data is saved in the format CVWN (capacitance, voltage, depletion width, and dopant concentration) and may be re-loaded for later analysis.




User Interface for DLTS Data Acquisition

User interface to control all experimental conditions for DLTS data acquisition.

Data analysis is performed separately. The values from fitting can be used to adjust the fill/measure settings for the best transient signal.

Capacitance meter is nulled automatically for highest sensitivity scale.

Sensitivity is on the order of 0.2fF for ~30sec of averaging.




UI DLTS Data Analysis: Ratewindow Plot

Data analysis program allows the user to view the deep level spectra in a ratewindow plot.

The sample times, t_1 and t_2 , can be selected to match emission rates used in literature reports, for comparison.

Plot of C, taken from the end of each transient, versus T is useful to confirm valid data, e.g. steps correspond to traps, discontinuities correspond to invalid data from diode breakdown.




UI DLTS Data Analysis: Ratewindow Analysis

Select temperature range with cursors.

Automatically select peaks (or valleys) using automatically generated ratewindows.

Select points for Arrhenius plot High sensitivity

Next, compare simulation generated from measured characteristics, to actual data.




UI DLTS Data Analysis: Simulation

Simulate trap characteristics for comparison to data, or check against reported characteristics.

In this example, the fit from ratewindow analysis is good except a portion at low temperature.

Next, fit transients to see if more than one trap is present in the peak.




UI Data Analysis: Capacitance Transient Fitting

"Fit All Transients" tab is used to fit all the the collected capacitance transient data.

In this case, the mean square error for the fit for 2 exponential components was more that an order of magnitude better than the fit for a single exponential component. The fit for 2 (red) overlaps the experimental data (white).

Regions of the transient can be selected in order to extend the range of fit emission rates. For example, if more than two components are present over the recording time, a smaller region can be selected.



UI Data Analysis: Arrhenius Plot


Read and plot Arrhenius data from the fitting program.

The data shown is from a simulation of two closely spaced traps.

The mean square error is used to filter out points that were not fit as well, or points that correspond to negligible transient amplitude.

Points can be plotted for fits from 1 or 2 components, or both.

The cursor is used to select points to be included in the fitting for the energy and capture cross section.




UI Data Analysis: DDLTS Deep Level Profile

Load deep level profile data from transient fitting program

Programmed to account for $\lambda(x)$, important for variations in N_s . Load CV profile taken at the same temperature. Enter measurement bias, trap energy.

Calculate deep level profile from fit for 1 or 2 exponential component fits.

Other methods of profiling deep levels simply runs several DLTS scans with different filling pulses or measurement biases. This method uses fixed temperature, incremental filling pulses providing finer detail, and qualitative results.



Conclusion

- Let's Build a Diode
- Doping
- Semiconductors Characteristics
- DLTS Measurements
- DLTS Measurement System
- Transient Data Analysis Software



Thank You

Contact Information:





Web: <u>www.boonton.com</u>

Email: <u>boonton@boonton.com</u>

Phone: +1 (973) 386-9696

Web: <u>www.semetrol.com</u>

Email: <u>djohnstone@semetrol.com</u>

Phone: +1 (804) 590-0120

Presenter:

Wolfgang Damm

wdamm@wtcom.com

Presenter:

Daniel Johnstone

djohnstone@semetrol.com